• HOME
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • Chinese
Site search        
文章摘要
基于单二阶广义积分器的三相数字锁相环设计
The Design of Three-phase Digital Phase-locked Loop Based on Single Second-order Generalized Integrator
Received:August 25, 2014  Revised:August 25, 2014
DOI:
中文关键词: 二阶广义积分器  三相鉴相器  数字锁相环  仿真  设计
英文关键词: second-order  generalized integrator,three-phase  phase discriminator, digital  phase-locked  loop, simulation, design
基金项目:
Author NameAffiliationE-mail
LU Yuan Hebei University luyuan@hbu.edu.cn 
WANG Zhou-wei* Hebei University 734745776@qq.com 
GUO Su-bing Hebei University  
Hits: 2114
Download times: 757
中文摘要:
      在一些与电网三相电压相关联的电力电子设备中,获得电网电压实时基波相位是非常重要的。针对电网出现三相电压不平衡的情况,提出了一种基于单二阶广义积分器的三相数字锁相环的设计方案,并通过Matlab/Simulink进行仿真,仿真结果验证了锁相环在电网三相跌落而出现三相电压不平衡时,仍可以准确跟踪三相电网相位。设计方案原理清晰,结构简单,易于实现。可以很方便的移植到FPGA中,构成全硬件集成锁相环;也可以移植的DSP中,构成全软件锁相环。
英文摘要:
      In some electronic devices associated with power grid three-phase voltage,it is very important to obtain the real-time fundamental wave phase of the power grid voltege accurately. Aiming at the condition of the power grid appearing unbalanced three-phase voltage, this paper put forward a design scheme of three-phase digital phase lock loop based on single second-order generalized integrator and do the simulation by Matlab/Simulink. The simulation results show that the phase lock loop can track the phase of three-phase power grid accurately when power grid appear three-phase drop and unbalanced three-phase voltage. The design principle is clear, simple structure and easy to implement. It is easy to transplant in FPGA and constitute the entire hardware integrated PLL; it also can be transferred in DSP and constitute a software phase locked loop.
View Full Text   View/Add Comment  Download reader
Close
  • Home
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • 中文页面
Address: No.2000, Chuangxin Road, Songbei District, Harbin, China    Zip code: 150028
E-mail: dcyb@vip.163.com    Telephone: 0451-86611021
© 2012 Electrical Measurement & Instrumentation
黑ICP备11006624号-1
Support:Beijing Qinyun Technology Development Co., Ltd