• HOME
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • Chinese
Site search        
文章摘要
三相并网逆变器闭环输出阻抗建模及其优化
Closed-Loop Output Impedance Modeling and Optimization of Three-Phase Grid-Connected Inverter
Received:July 22, 2015  Revised:August 28, 2015
DOI:
中文关键词: 并网逆变器  闭环输出阻抗  延时  阻抗优化  稳定性
英文关键词: grid-connected inverter  closed-loop output impedance  delay  optimized impedance  stability
基金项目:江苏省高校自然科学研究面上项目
Author NameAffiliationE-mail
XIA Shuai Xuhai College,School of Information and Electrical Engineering, China University of Mining and Technology xiashuai@126.com 
WANG Kai* China University of Mining and Technology career_wkai@163.com 
GENG Yiwen China University of Mining and Technology  
DING Jianjia China University of Mining and Technology  
Hits: 2389
Download times: 696
中文摘要:
      变压器漏感、线路阻抗等导致实际电网存在阻抗,并网逆变器输出阻抗与电网阻抗不匹配容易导致并网逆变器的稳定性变差,甚至不稳定。采用阻抗稳定判据对系统稳定性分析时,研究并网逆变器的闭环输出阻抗特性至关重要。本文首先在静止坐标系中建立了并网逆变器的闭环输出阻抗模型,并对电网存在阻抗情况下系统稳定性机理进行了研究。针对数字控制系统中计算延时和PWM调制等效延时对闭环输出阻抗的影响,提出了一种阻抗优化方法,以增大闭环输出阻抗幅值,提高系统的稳定性。采用改进阻抗的方法,以网侧存在RLC阻抗为例,对并网逆变器的稳定性进行了分析以及实验验证,结果表明所提出方法的正确性和有效性。
英文摘要:
      Transformer leakage inductance and line impedance cause the actual Power Grid exist impendence which easily lead to deterioration of stability, even unstable when output impedance of grid-connected inverter mismatch the impendence of the power grid. When analysis the system stability using impedance stability criterion, researching work on characteristic of closed-loop output impedance of the grid-connected inverter is critical. Firstly, the closed-loop output impedance model is established in stationary coordinate system, and the stability mechanism were studied when the power grid exist impedance. For the delay of PWM modulation and digital control system equivalent delay impacting on the closed-loop output impedance, this paper presents a method for optimizing the output impedance to increase the magnitude of the closed-loop output impedance and improve the stability of the system. Using the optimized impendence proposed in this paper, the stability of grid-connected inverter is analyzed and experimental validated in the case of RLC type grid impedance. Experimental results validate the correctness and effectiveness of proposed method..
View Full Text   View/Add Comment  Download reader
Close
  • Home
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • 中文页面
Address: No.2000, Chuangxin Road, Songbei District, Harbin, China    Zip code: 150028
E-mail: dcyb@vip.163.com    Telephone: 0451-86611021
© 2012 Electrical Measurement & Instrumentation
黑ICP备11006624号-1
Support:Beijing Qinyun Technology Development Co., Ltd