• HOME
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • Chinese
Site search        
文章摘要
一种分布式电力电子环网拓扑及时钟同步算法
A Communication Topology and Clock Synchronization method for Power Electronics Distributed Control System
Received:August 30, 2017  Revised:August 30, 2017
DOI:
中文关键词: 分布式控制  电力电子  环网  时钟同步  补偿
英文关键词: distributed control, power electronics, Ethernet ring, clock synchronization, compensation
基金项目:
Author NameAffiliationE-mail
Liu Yangyang* School of Electrical Engineering and Automation,Hefei University of Technology liuyangyang@live.cn 
Su Jianhui School of Electrical Engineering and Automation,Hefei University of Technology su_chen@126.com 
Hits: 1344
Download times: 602
中文摘要:
      为解决电力电子分布式控制系统中的时钟同步问题,提出了一种基于以太环网的分布式控制拓扑结构,并详细论述了实用易行的时钟同步算法。包括全同步过程和自同步过程的时钟同步算法既可以补偿时钟初始偏差以及线路传输延时,也可以实时地补偿不同站点时钟的晶振漂移。并搭建了以DSP与FPGA为核心的分布式控制平台,实验验证了上述拓扑与算法的可行性,实现了系统中各个站点的时钟同步,实验得出时钟同步精度在15 ns以内。对实验中存在的不足之处提出了对应的改进方法,以进一步提高同步精度。
英文摘要:
      To resolve the problem of clock synchronization for power electronics distributed control system, a distributed control topology based on Ethernet ring is proposed. A clock synchronization method which is feasible and easy to achieve is presented in detail. The synchronization method which includes all-synchronization part and self-synchronization part can compensate the initial offset compensation, the propagation delay compensation and the dynamic drift compensation of master and slaves. Distributed control system based on DSP and FPGA is built. The feasibleness in engineering of the topology and clock synchronization method is verified by the experiments and it gets the accuracy within 15ns between master and slaves of the experimental system. Aiming at the inadequacies, countermeasures are taken to improve the clock synchronization accuracy.
View Full Text   View/Add Comment  Download reader
Close
  • Home
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • 中文页面
Address: No.2000, Chuangxin Road, Songbei District, Harbin, China    Zip code: 150028
E-mail: dcyb@vip.163.com    Telephone: 0451-86611021
© 2012 Electrical Measurement & Instrumentation
黑ICP备11006624号-1
Support:Beijing Qinyun Technology Development Co., Ltd