• HOME
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • Chinese
Site search        
文章摘要
抑制电网谐波和直流电压的新型锁相环研究
Research on a novel phase-locked loop for suppressing harmonic and DC voltage
Received:July 03, 2018  Revised:July 03, 2018
DOI:10.19753/j.issn1001-1390.2019.016.013
中文关键词: 锁相环  多次谐波  直流电压  正交信号发生器
英文关键词: phase-locked  loop, multiple  harmonics, DC  voltage, orthogonal  signal generator
基金项目:国家自然科学基金项目( 重点项目)
Author NameAffiliationE-mail
Tong Tao College of Electric engineering,Xinjiang University 1378104278@qq.com 
Zhang Xinyan* College of Electric engineering,Xinjiang University 1378104278@qq.com 
Zhang Jiajun College of Electric engineering,Xinjiang University 1378104278@qq.com 
Gao Liang College of Electric engineering,Xinjiang University 1378104278@qq.com 
Hits: 1908
Download times: 545
中文摘要:
      针对在电网电压含多次谐波和直流电压时解耦双同步参考坐标系锁相环(DDSRF-PLL)对频率和相位锁定存在较大偏差,本文提出一种新型锁相环,该锁相环在dq信号正负序解耦前添加新型正交信号发生器(SOGI-QSG)来滤除谐波和直流电压,为解耦双同步参考坐标系锁相环提供稳定的αβ信号,从而提高锁相环抑制谐波和直流电压能力。对该锁相环Matlab/Simulink仿真研究并与解耦双同步参考坐标系锁相环和添加传统正交信号发生器的解耦双同步参考坐标系锁相环进行对比,验证了该锁相环在电网电压含多次谐波和直流电压时能够滤除电压谐波和直流电压,锁频锁相效果较好,有效提高了系统稳定性和可靠性。
英文摘要:
      When the grid voltage contains multiple harmonics and DC voltages, the decoupled double synchronous reference frame phase-locked loop (DDSRF-PLL) has a large deviation from the frequency and phase locking of the grid voltage.A novel PLL proposed in this paper adds a new type of orthogonal signal generator (SOGI-QSG) to filter out harmonics and DC voltage before decoupling the positive and negative sequence of dq signals, and provide DDSRF-PLL with a steady alpha beta signal,which improves the ability of the PLL to suppress harmonics and DC voltages. Matlab/Simulink simulation study of the PLL and comparison with DDSRF-PLL and DDSRF-PLL adding traditional orthogonal signal generator verify that the PLL can filter out the harmonics and DC voltage in the grid voltage containing multiple harmonics and DC voltage, which effect of frequency and phase lock is better and can effectively improve the stability and reliability of the system.
View Full Text   View/Add Comment  Download reader
Close
  • Home
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • 中文页面
Address: No.2000, Chuangxin Road, Songbei District, Harbin, China    Zip code: 150028
E-mail: dcyb@vip.163.com    Telephone: 0451-86611021
© 2012 Electrical Measurement & Instrumentation
黑ICP备11006624号-1
Support:Beijing Qinyun Technology Development Co., Ltd