• HOME
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • Chinese
Site search        
文章摘要
多路高速同步数据采集系统的信号完整性仿真与优化设计
Signal integrity simulation and optimal design of multichannel high-speed synchronous data acquisition system
Received:January 21, 2019  Revised:February 11, 2019
DOI:10.19753/j.issn1001-1390.2020.001.018
中文关键词: 数据采集  信号完整性  传输协议  菊花链结构
英文关键词: Data  acquisition, Signal  integrity, Transport  protocol, Daisy  chain structure
基金项目:国家自然科学基金项目( 51477129)
Author NameAffiliationE-mail
Tingzhe Pan Xi''an Jiaotong University 1173768115@qq.com 
Guogang Zhang* State Key Lab of Electrical Insulation and Power Equipment Xi''an Jiaotong University ggzhang@mail.xjtu.edu.cn 
Youdang Xu Xi''an Jiaotong University m13022922128@163.com 
Zhengxiang Song Xi''an Jiaotong University zxsong@mail.xjtu.edu.cn 
Jianhua Wang Xi''an Jiaotong University jhwang@mail.xjtu.edu.cn 
Hits: 1485
Download times: 504
中文摘要:
      多路高速同步数据采集是实现阵列式传感测量系统的关键。本文针对大规模传感器阵列的测量需求,设计了一种具有数据缓存功能的多路高速同步数据采集系统。该采集系统基于菊花链结构,通过FPGA和背板网络协议,实现了信号流和数据流的双向通讯。通过信号完整性仿真分析,对系统结构、网络布局、硬件设计进行优化。设计了相应的控制逻辑和通讯协议,实现了384通道、50KPS的高速同步数据采集。实验结果表明,所设计的数据采集系统能够实现多路同步测量并达到一定精度。
英文摘要:
      Multi-channel high-speed synchronous data acquisition is the key to realize the sensor array measurement system. In this paper, a multi-channel high-speed synchronous data acquisition system with data cache function is designed for the measurement requirements of large-scale sensor array. Based on the daisy chain structure, the system implements two-way interaction of signal flow and data flow through FPGA control chip and backboard network protocol. The system structure, network layout and hardware design have been optimized by signal integrity simulation. Based on the proposed control logic and communication protocol, high-speed synchronous data acquisition of 384 channels with 50KPS is realized. Experimental results show that the designed data acquisition system can realize multi-channel synchronous measurement and achieve a certain precision.
View Full Text   View/Add Comment  Download reader
Close
  • Home
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • 中文页面
Address: No.2000, Chuangxin Road, Songbei District, Harbin, China    Zip code: 150028
E-mail: dcyb@vip.163.com    Telephone: 0451-86611021
© 2012 Electrical Measurement & Instrumentation
黑ICP备11006624号-1
Support:Beijing Qinyun Technology Development Co., Ltd