• HOME
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • Chinese
Site search        
文章摘要
快速离散傅里叶变换算法研究与FPGA实现
Research and FPGA implementation of fast Discrete Fourier Transform algorithm
Received:June 05, 2014  Revised:July 10, 2014
DOI:
中文关键词: 正交频分复用  离散傅里叶变换  现场可编程门阵列
英文关键词: OFDM, Discrete  Fourier Transform, FPGA
基金项目:面向智能电网的中压电力线通信关键技术研究
Author NameAffiliationE-mail
SHI Fang* Department of Electronic and Communication Engineering,North China Electric Power University 2449836232@qq.com 
XIE Zhi-yuan Department of Electronic and Communication Engineering,North China Electric Power University  
YIN Ya-nan Department of Electronic and Communication Engineering,North China Electric Power University  
ZHAO Zi-long Department of Electronic and Communication Engineering,North China Electric Power University  
Hits: 2068
Download times: 809
中文摘要:
      提出了适合于OFDM的离散傅里叶变换的快速硬件实现算法,并对算法进行了FPGA实现。采用并行处理结构,有效的提高了计算速度,整个系统处理时间达到2.6μs。为了减少乘法器资源,本文进行了简化运算,对于每一点输入数据,由4N次乘法运算减少到N/2次乘法运算。因此,本文实现时间很短,没有延时,降低了资源消耗,硬件实现简单。
英文摘要:
      This paper puts forward the fast hardware implementation algorithm of the Discrete Fourier Transform suitable for OFDM, and carries the FPGA implementation of the algorithm.This paper adopts parallel processing structure, effectively improves the calculation speed.The system processing time is 2.6μs. In order to reduce the multiplier resources, this paper simplifies the operation, reduces the 4N multiplication operations to N/2 multiplications for each input data. Therefore, in this paper, algorithm implementation time is short, no delay, and the algorithm reduces the consumption of resources, simplifies the hardware implementation.
View Full Text   View/Add Comment  Download reader
Close
  • Home
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • 中文页面
Address: No.2000, Chuangxin Road, Songbei District, Harbin, China    Zip code: 150028
E-mail: dcyb@vip.163.com    Telephone: 0451-86611021
© 2012 Electrical Measurement & Instrumentation
黑ICP备11006624号-1
Support:Beijing Qinyun Technology Development Co., Ltd