• HOME
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • Chinese
Site search        
文章摘要
基于DSP/FPGA的级联型固态变压器控制研究
Research of Cascaded Solid State Transformer Control Based on DSP/FPGA
Received:September 09, 2015  Revised:October 29, 2015
DOI:
中文关键词: 级联型固态变压器  DSP  FPGA
英文关键词: cascaded solid  state transformer, DSP, FPGA
基金项目:广西科技攻关计划项目(桂科攻1348007-4):配电网智能电力变压器研制
Author NameAffiliationE-mail
Li Jie* School of Electrical Engineering,Guangxi University 415130190@qq.com 
Lu Ziguang School of Electrical Engineering,Guangxi University luzg@gxu.edu.cn 
Yang Daliang School of Electrical Engineering,Guangxi University yangdl@gxu.edu.cn 
Hits: 1518
Download times: 586
中文摘要:
      级联型固态变压器是构建能源互联网的核心设备。然而单一控制器不能满足级联型固态变压器快速控制和各开关器件PWM脉冲信号数量的要求。对此根据级联型固态变压器的基本工作原理,采用了基于DSP与FPGA的协同控制器。该协同控制器通过高性能DSP实现控制算法的快速准确计算,并使用SPI通信总线发送PWM调制信号数据至FPGA。同时利用FPGA的并行机理,更好地实现了基于载波相移技术的PWM调制,而FPGA丰富的端口也满足PWM脉冲信号的数量要求。最后在380V/2kW两级级联H桥固态变压器样机上进行了实验。结果表明,所采用协同控制器,既可增加PWM脉冲信号数量,也能够自主适配级联级数,实现对整个系统的综合控制,具有较好的可行性和有效性。
英文摘要:
      Cascaded solid state transformer (Cascaded SST) is the core equipment in building energy internet. There is a problem that single processor cannot control faster or provide enough PWM ports for cascaded SST. This paper introduces a cooperative control processor based on DSP and FPGA, after analysis the principle of cascaded SST. Within the cooperative control processor, main algorithms are performed by the DSP, and duty cycle data is send through SPI bus. PWM modulation is performed by the FPGA based on carrier phase shift technology that achieves higher performances by the parallel architecture. At the same time, the GPIOs in the FPGA meet the number requirements of PWM ports. Experimental results in a two-level cascaded SST demonstrate that just one cooperative control processor can increase the number of PWM ports and suit the cascade module automatically, and control whole cascaded SST system, which is feasible and effective.
View Full Text   View/Add Comment  Download reader
Close
  • Home
  • About Journal
    • Historical evolution
    • Journal Honors
  • Editorial Board
    • Members of Committee
    • Director of the Committee
    • President and Editor in chief
  • Submission Guide
    • Instructions for Authors
    • Manuscript Processing Flow
    • Model Text
    • Procedures for Submission
  • Academic Influence
  • Open Access
  • Ethics&Policies
    • Publication Ethics Statement
    • Peer Review Process
    • Academic Misconduct Identification and Treatment
    • Advertising and Marketing
    • Correction and Retraction
    • Conflict of Interest
    • Authorship & Copyright
  • Contact Us
  • 中文页面
Address: No.2000, Chuangxin Road, Songbei District, Harbin, China    Zip code: 150028
E-mail: dcyb@vip.163.com    Telephone: 0451-86611021
© 2012 Electrical Measurement & Instrumentation
黑ICP备11006624号-1
Support:Beijing Qinyun Technology Development Co., Ltd